Refine Search

Search Results -

Terms	Documents	
L1 same (port near5 program\$5)	18	

US Pre-Grant Publication Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L3

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, June 02, 2005 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB=	PGPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L3</u>	L1 same (port near5 program\$5)	18	<u>L3</u>
<u>L2</u>	L1 same port	120	<u>L2</u>
<u>L1</u>	(program\$5 near5 (device or module or unit)) same (processor or microprocessor) same bus same configur\$5 same ((I adj1 O) or (input adj1 output) or peripheral)	602	<u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L3	. 0

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database **EPO Abstracts Database** Database: JPO Abstracts Database Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

L4	Refine Search

Recall Text 4

Clear

Interrupt

Search History

DATE: Thursday, June 02, 2005 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB=	$EPAB,JPAB,DWPI,TDBD;\ PLUR=YES;\ OP=OR$		
<u>L4</u>	L3	0	<u>L4</u>
DB=	PGPB, USPT, USOC; PLUR = YES; OP = OR		
<u>L3</u>	L1 same (port near5 program\$5)	18	<u>L3</u>
<u>L2</u>	L1 same port	120	<u>L2</u>
<u>L1</u>	(program\$5 near5 (device or module or unit)) same (processor or microprocessor) same bus same configur\$5 same ((I adj1 O) or (input adj1 output) or peripheral)	602	<u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L3	0

Database:

Database:

Database:

Database:

Derwent World Patents Index
IBM Technical Disclosure Bulletins

L4

Search:

Recali Text

Clear

Linterrupt

Interrupt

Search History

DATE: Thursday, June 02, 2005 Printable Copy Create Case

Set Name Query side by side	<u>Hit</u> <u>Count</u>	Set Name result set
$DB=EPAB,JPAB,DWPI,TDBD;\ PLUR=YES;\ OP=OR$		
<u>L4</u> L3	0	<u>L4</u>
DB=PGPB, $USPT$, $USOC$; $PLUR=YES$; $OP=OR$		
<u>L3</u> L1 same (port near5 program\$5)	18	<u>L3</u>
<u>L2</u> L1 same port	120	<u>L.2</u>
(program\$5 near5 (device or module or unit)) same (processor or microprocessor) same bus same configur\$5 same ((I adj1 O) or (input adj1 output) or peripheral)	602	<u>L1</u>

END OF SEARCH HISTORY



Home | Login | Logout | Access information | Alens | Sitemap | Halp

Welcome United States Patent and Trademark Office

SEARCH

Search Results BROWSE

BEE XPLORE GUIDE

SUPPORT

Results for "(programmable logic device<in>metadata) and microprocessor and port and bus"

Your search matched 17 of 1166705 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail and partrase friendly

<u>View Sessio</u> New Search		Modify Search
New Search	L	(programmable logic device <in>metadata) and microprocessor and port and bus</in>
» Key		
ieee Jnl	IEEE Journal or Magazine	Check to search only within this results set
iee Jnl	IEE Journal or Magazine	Display Fornet: 🧖 Citation 🦪 Citation & Abstract
ieee onf	IEEE Conference Proceeding	Select Article Information
HEE CHF	IEE Conference Proceeding	
ieee std	IEEE Standard	1. An Undergraduate System-on-Chip (SoC) Course for Computer Engineering Students Bindal, A.; Mann, S.; Ahmed, B.N.; Raimundo, L.A.; Education, IEEE Transactions on Volume 48, Issue 2, May 2005 Page(s):279 - 289
		AbstractPius Full Text: PDE(1016 KB) ###################################
		2. Bus I/O register Intensive user-configurable microprocessor peripheral Hung, CY.; Chan, YF.; Custom Integrated Circuits Conference, 1988., Proceedings of the IEEE 1988 16-19 May 1988 Page(s):15.5/1 - 15.5/4
		AbstractPius Full Text: PDF(272 KB) III NEC CNF
		3. A VHDL-based methodology to develop high performance servo drivers Pimentel, J.C.G.; Le-Huy, H.; Industry Applications Conference, 2000. Conference Record of the 2000 IEEE Volume 3, 8-12 Oct. 2000 Page(s):1505 - 1512 vol.3
		AbstractPius Full Text: PDE(676 KB) KEINE CNF
		4. Simulation tools for digital design and computer organization and architecture Carpinelli, J.D.; Jaramillo, F.; Frontiers in Education Conference, 2001. 31st Annual Volume 3, 10-13 Oct. 2001 Page(s):S3C - 1-5 vol.3
		AbstractPius Full Text: PDE(581 KB) ###### CNF
		5. A family of user-programmable peripherals with a functional unit architecture Shubat, A.S.; Trinh, C.Q.; Zaliznyak, A.; Ziklik, A.; Roy, A.; Kazerounian, R.; Cedar, Y.; Eitan, B.; Solid-State Circuits, IEEE Journal of Volume 27, Issue 4, April 1992 Page(s):515 - 529
		AbstractPius Full Text: PDF(1340 KB) 49999 JNL
		6. Implementation of microprogrammed control in FPGAs Bomar, B.W.; Industrial Electronics, IEEE Transactions on Volume 49, Issue 2, April 2002 Page(s):415 - 422
		AbstractPius References Full Text: PDE(243 KB) ###################################
		7. Rapid prototyping using field-programmable logic devices Hamblen, J.O.; Micro, IEEE Volume 20, Issue 3, May-June 2000 Page(s):29 - 37

r	ij	8.	In-circuit-emulation in ASIC architectural core designs Pasternak, D.; Hike, T.; ASIC Seminar and Exhibit, 1989. Proceedings., Second Annual IEEE 25-28 Sept. 1989 Page(s):P6 - 4/1-4
			AbstractPius Full Text: PDF(272 KB) (독대표 CNF
ſ		9.	Design of a microcomputer platform with real-time operating system for laboratory projects Jovalekic, S., Rieger, M.; Runge, R.; Frontiers in Education Conference, 1997. 27th Annual Conference. 'Teaching and Learning in an Era of Change'. Proceedings. Volume 3, 5-8 Nov. 1997 Page(s):1383 - 1387 vol.3
			AbstractPtus Full Text: PDF(500 KB) 개발한 CN한
r		10.	A CPLD design of a self-organizing system for data clustering Ohkubo, J.; Miyanaga, Y.; Tochinai, K.; Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Volume 2, 31 May-3 June 1998 Page(s):441 - 444 vol.2
			AbstractPlus Full Text: PDF(344 KB) 48888 CNF
ſ		11.	The design and implementation of microcontroller supported amalgamator [for dentistry] Gunes, S.; Yaldiz, E.; Sayin, M.V.; Electrotechnical Conference, 2000. MELECON 2000. 10th Mediterranean Volume 2, 2000 Page(s):758 - 760 vol.2
			AbstractPlus Full Text: PDF(184 KB) SHEE CNE
r		12.	Development and testing of an acoustic positioning system - description and signal processing de Lima, F.V.F.; Furukawa, C.M.; Ultrasonics Symposium, 2002. Proceedings. 2002 IEEE Volume 1, 8-11 Oct. 2002 Page(s):849 - 852 vol.1
			AbstractPlus Full Text: PDE(310 KB) (SEE CNF)
ſ		13.	Control of excitation block applied in an electronic beam scanning radar system, concept and implementation Kucy, K.; Microwaves, Radar and Wireless Communications, 2002. MIKON-2002. 14th International Conference on Volume 2, 20-22 May 2002 Page(s):643 - 646 vol.2
			AbstractPlus Full Text: PDE(431 KB) HERE CNF
ſ		14.	Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002 12-15 May 2002
			AbstractPlus Full Text: PDF(1177 KB) HEEE CNF
ſ		15.	Power efficiency through application-specific instruction memory transformations Petrov, P.; Orailoglu, A.; Design, Automation and Test in Europe Conference and Exhibition, 2003
			2003 Page(s):30 - 35 AbstractPius Full Text: PDE(KB) HINE CNF
		46	
1.		16.	Design issues for prototype implementation of a pipelined superscalar processor in programmable logic Manjikian, N.; Communications, Computers and signal Processing, 2003. PACRIM. 2003 IEEE Pacific Rim Conference on Volume 1, 28-30 Aug. 2003 Page(s):155 - 158 vol.1
			AbstractPius Full Text: PDF(391 KB) III EEE CNF
•	~ ;	17	Active memory: Micron's Yukon
1.		.,,	Kirsch, G.; Parallel and Distributed Processing Symposium, 2003. Proceedings. International 22-26 April 2003 Page(s):11 pp.
			AbstractPlus Full Text: PDE(368 KB) KEEL CNF

indexed by #Inspec* Help Contact Us Privacy & Security IEEE.org & Copyright 2005 IEEE ~ All Flights Reserved



Home | Legin | Legout | Access Information | Alerts | Silemap | Help

Welcome United States Patent and Indemnik Office

¾ View Search Results | A Previous Article | Next Article
¾

SEARCH

SEMONS

HERE XPLOSE GUIDE

SUPPORT

🗅 e-mail 📥 princer tisenday

Access this document

Download this citation Full Text: PDE (454 KB)

Download EndNote, ProCite, RefMan Choose Citation

» Learn More

Rights & Permissions



Bus I/O register intensive user-configurable microprocessor peripheral

Altera Corp., Santa Clara, CA, USA; Hung_C.-Y. Chan_Y.-F.

This paper appears in: Custom Integrated Circuits Conference, 1988., Proceedings of the IEEE 1988

Meeting Date: 05/16/1988 - 05/19/1988 On page(s): 15.5/1 - 15.5/4 Publication Date: 16-19 May 1988

DOI: 10.1109/CICC.1988.20874 INSPEC Accession Number:3257530 Location: Rochester, NY

Posted online: 2002-08-06 15:59:41.0

» Learn More

connection to a microprocessor bus control macrocells to interface directly to all known microprocessor families. An I/O bus port with 24-mA drive capability allows direct In addition to a general-purpose EPLD core and 52 user-configurable registers, the dedicated peripheral I/O logic can be programmed by the A CMOS erasable programmable logic device (EPLD) optimized for microprocessor peripheral and bus control applications is described.

index Terms

Controlled Indexing

CMOS integrated circuits cellular arrays integrated logic circuits

Non-controlled Indexing

interface direct interfacing erasable programmable logic device general-purpose EPLD core macrocells 24.mA 24.mA drive capability CMOS. EPLD 1/0 bus port 1/0 register intensive bus control applications bus

peripheral interface user-configurable microprocessor peripheral user-configurable registers

Author Keywords

Not Available

References

No references available on IEEE Xplore.

No citing documents available on IEEE Xplore

§ Yiew Search Results |
§ Previous Article | Next Article >

minspec

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IIIIIII - All Rights Reserved

First Hit

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L3: Entry 1 of 18

File: PGPB

Feb 12, 2004

DOCUMENT-IDENTIFIER: US 20040030861 A1 TITLE: Customizable computer system

Summary of Invention Paragraph:

[0005] In a first embodiment of the invention there is provided a customizable computing system, having a microprocessor and a programmable logic device coupled to the microprocessor via a dedicated bus. The microprocessor and the programmable logic device may be integrated within the same physical package, but are separate components. In some embodiments, the dedicated bus includes a request path that is 32 bits wide. The programmable logic device includes a configuration to provide I/O functionality to the system and may be a field programmable gate array. The programmable logic device operates as both a north bridge and a south bridge as is understood by those of ordinary skill in the art. The system further includes a system port coupled to the programmable logic device. In another embodiment, the system further includes a second bus coupled to the programmable logic device, wherein the system port is coupled to the second bus. The system may also have a plurality of ports coupled to the gate array and the ports may be coupled to the second bus.

CLAIMS:

1. A customizable computing system, the system comprising: a microprocessor; a programmable logic device coupled to the microprocessor via a dedicated bus, and wherein the programmable logic device includes a configuration to provide I/O functionality to the system and includes one or more <a>I/O interfaces; and a system <a>port coupled to the <a>programmable logic device.

> Previous Doc Go to Doc# Next Doc

Record Display Form

First Hit

Previous Doc

Next Doc Go to Doc#

Generate Collection

Print

File: PGPB Feb 12, 2004 L3: Entry 1 of 18

PGPUB-DOCUMENT-NUMBER: 20040030861

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040030861 A1

TITLE: Customizable computer system

PUBLICATION-DATE: February 12, 2004

INVENTOR-INFORMATION:

COUNTRY NAME CITY STATE RULE-47

Plackle, Bart Diest BE ` Herremans, Kurt Hasselt BE

APPL-NO: 10/ 609141 [PALM] DATE FILED: June 27, 2003

RELATED-US-APPL-DATA:

Application is a non-provisional-of-provisional application 60/392344, filed June 27, 2002,

INT-CL: [07] $\underline{G06} \ \underline{F} \ \underline{15}/\underline{00}, \ \underline{G06} \ \underline{F} \ \underline{15}/\underline{76}$

US-CL-PUBLISHED: 712/32 US-CL-CURRENT: 712/32

REPRESENTATIVE-FIGURES: 2

ABSTRACT:

A customizable computing system, having a microprocessor and a programmable logic device coupled to the microprocessor via a dedicated bus. The programmable logic device includes a configuration to provide I/O functionality to the system and may be a field programmable gate array. The programmable logic device operates as both a north bridge and a south bridge as is understood by those of ordinary skill in the art. Requests are received from the microprocessor in the programmable logic device over the dedicated bus and are processor specific requests. The processor specific requests are translated into processor dependent commands by a bridge. After the processor specific requests are translated into processor dependent commands, the commands are forwarded to processor independent I/O structures which interface with both internal and external peripheral devices to the customizable computing system.

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This U.S. patent application claims priority from provisional patent application Serial No. 60/392,344 filed on Jun. 27, 2002 entitled "Customizable Computer System" and bearing attorney docket 2684/102 which is incorporated herein by reference in its entirety.

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L3: Entry 17 of 18

File: USPT

Apr 26, 1994

DOCUMENT-IDENTIFIER: US 5307463 A

** See image for Certificate of Correction **

TITLE: Programmable controller communication module

Brief Summary Text (11):

A module controller supervises the transfer of data within the module among the <u>I/O ports and backplane bus of a rack for the programmable controller into which the communication interface module is incorporated. The module controller inspects an incoming message and determines if it is destined to be forwarded over another communication link, in which case the message is directed to the <u>I/O</u> port circuit for that other link. The message is relayed without ever being sent over the rack backplane <u>bus</u> and without requiring processing time from the central <u>processor module of the programmable controller</u>. In other instances, the module <u>configuration</u> data may also instruct the module controller to transfer the data to one or more of the <u>I/O ports and the central processor in the programmable controller</u>.</u>

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L3: Entry 17 of 18

File: USPT

Apr 26, 1994

US-PAT-NO: 5307463

DOCUMENT-IDENTIFIER: US 5307463 A

** See image for <u>Certificate of Correction</u> **

TITLE: Programmable controller communication module

DATE-ISSUED: April 26, 1994

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Hyatt; Craig S. Pewaukee WI Hostria; Emmanuel G. D. Mukwonago WI

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Allen-Bradley Company, Inc. Milwaukee WI 02

APPL-NO: 07/ 987104 [PALM] DATE FILED: December 7, 1992

PARENT-CASE:

This application is a continuation of U.S. patent application Ser. No. 07/490,907, filed Mar. 8, 1990, now abandoned.

INT-CL: [05] G06F 13/12

US-CL-ISSUED: 395/275; 364/DIG.2, 364/927.92, 364/927.95, 364/927.99, 364/926.93, 364/940,

364/949, 364/949.91 US-CL-CURRENT: 710/1

FIELD-OF-SEARCH: 395/325, 395/200, 395/275, 395/325, 364/130, 364/140, 364/146, 364/188

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search ALL

Clear

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
Γ	4442504	April 1984	Dummermuth et al.	395/725
	4631666	December 1986	Harris	395/325
\Box	4787028	November 1988	Finfroch	395/325
	4858101	August 1989	Stewart et al.	395/275

Search Selected

Record Display Form

ART-UNIT: 238

PRIMARY-EXAMINER: Chun; Debra A.

ATTY-AGENT-FIRM: Quarles & Brady

ABSTRACT:

A module interfaces a programmable controller to several serial communication networks for the exchange of data carrying messages. A central processor controls the transfer of data between the module and other programmable controller components. The module has a separate port circuit for each of the networks permitting communication using different protocols. Messages received through one port circuit can be routed to another port circuit or other programmable controller components as specified by routing data stored in the module. The module also can be configured to detect when a given sequence of data is contained in a received message or to parse a section of data from the message. In these cases, an indication of whether the data sequence was found or the parsed data is routed to a designated output of the module.

8 Claims, 9 Drawing figures

Previous Doc Next Doc Go to Doc#

Generate Collection P

Print

File: USPT

L3: Entry 14 of 18

Dec 5, 1995

DOCUMENT-IDENTIFIER: US 5473666 A

** See image for Certificate of Correction **

TITLE: Method and apparatus for digitally controlling gain in a talking path

Detailed Description Text (28):

FIG. 4 illustrates the details of the CPU module 56. As noted on the left of FIG. 4, the bus 100a, 100b is shown connected from a processor 122 and extended to the programmable logic devices comprising the multi-path multiplexers 98 and 101 of the I/O module 50. In the preferred form of the invention, the processor 122 comprises a Motorola 68302 microprocessor operating at 16.67 MHz. The processor 122 accommodates three synchronous/asynchronous programmable serial ports. One serial port 124 can transmit or receive serial data between the test system 10 and the 201 XL translator 40 via the communication module 35 (FIG. 1). Port 124 accommodates synchronous serial data. The second serial port 126 accommodates asynchronous data from either remote HV modules or remote SS metallic test access unit (MTAU) modules. The third serial port 128 is an asynchronous port for communicating with the local craft interface 94 (FIG. 3). The serial ports 124-126 are multi-functional ports operating at the TTL level and are configurable to operate in transmit or receive modes based on the logic state of the RTU-DIS processor input 130. As noted above, the processor 122 is supported by numerous types of memory as shown in FIG. 4, and identified above. A number of address and data buffers 132 buffer signals on the unidirectional outgoing address bus 134, as well as the bidirectional data bus 136. System reset, enable and read/write signal lines 138 are carried throughout the internal system bus with the address and data signals. An additional bus 140 is connected to the digital signal processor module 58 for interrupt and acknowledge functions. A failure of the CPU module 56 is communicated to the I/O module 10 by way of the signal line 142.

Previous Doc Next Doc Go to Doc#

> Generate Collection

Print

File: USPT Dec 5, 1995 L3: Entry 14 of 18

US-PAT-NO: 5473666

DOCUMENT-IDENTIFIER: US 5473666 A

** See image for Certificate of Correction **

TITLE: Method and apparatus for digitally controlling gain in a talking path

DATE-ISSUED: December 5, 1995

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY Szczebak, Jr.; Edward J. Plano TXBalthrop, Sr.; Chris A. Dallas TX Mutzabaugh; Patricia K. Garland TXPorter; John M. Fort Worth ΤX Stewart; Gary D. Dallas ТX

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

02 Reliance Comm/Tec Corporation Bedford ΤX

APPL-NO: 07/ 944204 [PALM] DATE FILED: September 11, 1992

INT-CL: [06] <u>H04 M</u> <u>1/24</u>

US-CL-ISSUED: 379/3; 379/402, 375/345 US-CL-CURRENT: <u>379/3</u>; <u>375/345</u>, <u>379/402</u>

FIELD-OF-SEARCH: 375/98, 375/345, 379/345, 379/347, 379/402-404, 379/390, 379/3, 379/395

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search ALL

Clear

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
	3359378	December 1967	Skeer	379/344
	4192974	March 1980	Kiko	179/16F
	4331843	May 1982	Tan et al.	379/403
\Box	4980908	December 1990	Yu	379/67
	5045809	September 1991	Cho	330/284
	5075687	December 1991	Chen et al.	341/110
Γ	5119365	June 1992	Warmer et al.	370/32

Search Selected

Page 2 of 2

5204976

April 1993

Baldwin et al.

455/234.2

OTHER PUBLICATIONS

VFR5050 Variable Voice Switched Gain Repeater, 1991.

"Interface Between Loop Carrier Systems and Loop Testing Systems," Bell Communications Research--Technical Reference TR-TSY-000465, Apr. 1987.

"Digital Data System Channel Interface Specification," Bell System Technical Reference--PUB 62310, Sep. 1983.

ART-UNIT: 264

PRIMARY-EXAMINER: Chin; Stephen

ASSISTANT-EXAMINER: Kim; Kevin

ATTY-AGENT-FIRM: Richards, Medlock & Andrews

ABSTRACT:

A processor controlled test set is disclosed for testing special service circuits of a telecommunication system. A microprocessor controls the overall operation of the test set, while a digital signal processor provides high speed timing signals to the various test circuits for generating the wave forms used in testing, as well as analyzes the test result signals that are converted into digital signals. A calibration of the test generator signals as well as the signal measuring path is carried out prior to the test sequence. The digital signal processor also provides gain control over a talking path to maintain stability thereof. An I/O circuit of the test set provides plural communication paths between remote equipment and the test set to initiate and carry out various tests. Processors in the I/O module are effective to convert the various protocols of the serial data, by way of software, to digital bit streams usable by the test set.

42 Claims, 35 Drawing figures

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L3: Entry 11 of 18

File: USPT

Nov 3, 1998

DOCUMENT-IDENTIFIER: US 5832240 A

TITLE: ISDN-based high speed communication system

Detailed Description Text (5):

The protocol processor 44, application processor 46 and PC bus can all interrupt each other using programmable input/output (I/O) pins. Protocol processor interrupts are also used by I/O circuits described below as indicators for transferring data between the PC card 30 and the ISDN network 16. Programmable chip selects on the protocol processor 44 are used to select DRAMs located in the shared memory 40. The protocol processor 44 preferably has access to the first megabyte of the shared memory 40. The programmable chip selects are also used to select serial communication circuits 48 and 50, and to select flash read only memories (ROMs) 52 and 54. Programmable I/O bits in 62 are used to generate and clear interrupts to and from the PC and the applications processor 46. The protocol processor 44 also comprises eight programmable I/O port bits for performing such functions as controlling a diagnostic light emitting diode (LED), reading the status of interrupts to the PC and the applications processor 46, and enabling the PC serial port. Processor 44 allows autobauding for rate adaption or, optionally, for a Non-Maskable Interrupt (NMI). A second timer provides a clock for the refresh rate timer in the DMA/interrupt/refresh controller 64. A third timer is used by the protocol processor as a real time clock. Programmable logic devices (PLDs) for implementing functions 60, 62, 66 and 68 are provided on the PC card and configured to control bus operations, and port configuration and I/O operations, memory, control and arbitration, respectively. The PLDs provide control signals for controlling and enabling the address and data bus buffers associated with the applications processor 46, protocol processor 44, and PC bus interface.

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L3: Entry 11 of 18 File: USPT Nov 3, 1998

US-PAT-NO: 5832240

DOCUMENT-IDENTIFIER: US 5832240 A

TITLE: ISDN-based high speed communication system

DATE-ISSUED: November 3, 1998

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Larsen; Allen J	Campbell	CA	95008	
Hergert; Jennifer K.	Campbell	CA	95008	
Brown; Charles D.	Herndon	VA	22021	
Cross; William C.	Los Gatos	CA	95030	
Dove; Ronald E.	Felton	CA	95018	
Heller; Paul W. T.	San Jose	CA	95124	

APPL-NO: 08/ 843114 [PALM]
DATE FILED: April 28, 1997

PARENT-CASE:

This application is a continuation of application Ser. No. 08/585,607, filed Jan. 11, 1996, now abandoned which is a continuation of application Ser. No. 08/225,877, filed Apr. 11, 1994, now abandoned which is, in turn, a divisional of Ser. No. 08/883,862, filed May 15, 1992 now abandoned.

INT-CL: $[06] \underline{606} \underline{F} \underline{13}/\underline{00}$

US-CL-ISSUED: 395/285 US-CL-CURRENT: 710/105

FIELD-OF-SEARCH: 395/280, 395/285, 395/286, 370/94.1, 370/110.1, 379/211

Search Selected

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search ALL

Clear

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
\Box	4433378	February 1984	Leger	395/325
	4441162	April 1984	Lillie	395/425
\Box	4858112	August 1989	Puerzer et al.	395/325
	4884269	November 1989	Duncanson et al.	370/110.1
	4905237	February 1990	Voelzke	370/110.1
	4961185	October 1990	Sawada	370/79

Π.	4998240	March 1991	Williams	370/17
П,	5012470	April 1991	Shobu et al.	370/110.1
\Box	5047927	September 1991	Sowell et al.	395/425
Γ	5121390	June 1992	Farrell et al.	370/94.1
\Box	5208846	May 1993	Hammond et al.	379/15
	5329579	July 1994	Brunson	379/88
	5450412	September 1995	Takebayashi et al.	370/95.1
\Box	5479498	December 1995	Brandman et al.	379/283

ART-UNIT: 271

PRIMARY-EXAMINER: Sheikh; Ayaz R.

ASSISTANT-EXAMINER: Wiley; David A.

ATTY-AGENT-FIRM: Burdett; James R.

ABSTRACT:

An ISDN interface is provided on a card, which is adapted for mounting in a terminal computer and which is operable to exchange data with a terminal computer and an ISDN. The ISDN interface card includes a protocol processor that is programmable to process data encoded in accordance with a number of different protocols and a digital signal processor that is programmable for data compression, encryption and facsimile applications, and u-law and a-law conversion, among other applications. The ISDN card dynamically allocates data calls between one or two Bchannels to achieve a data transmission rate of 128 kbps. A power supply with a ring generator is provided to allow for the use of an analog telephone with the ISDN card. The ISDN card is programmable to allow users to create customized screens for various call processes, and to allow for the updating of a flash ROM coupled to the protocol processor through the terminal computer and the ISDN.

22 Claims, 21 Drawing figures

Record Display Form

First Hit Fwd Refs

Previous Doc Next Doc Go to Doc#

Generate Collection Print

L3: Entry 10 of 18

File: USPT

Nov 6, 2001

DOCUMENT-IDENTIFIER: US 6314551 B1

TITLE: System processing unit extended with programmable logic for plurality of functions

Brief Summary Text (10):

A system is also disclosed for <u>configuring</u> the integrated circuit for one of a plurality of possible functions. The system comprises a computer system, the integrated circuit, and a cable for operatively coupling the computer system and the integrated circuit. The computer system preferably includes a system <u>bus</u> for transferring commands and data, a <u>processor</u> coupled to said system <u>bus</u>, a memory which is operable to store commands and data in a form accessible by the <u>processor</u>, and an I/O port coupled to said system <u>bus</u>. The <u>processor</u> is operable to execute the commands and operate on the data, and the <u>I/O port is operable to conduct programming</u> instructions and data in response to <u>processor</u> operation. The integrated circuit is coupled to the <u>I/O port and receives the programming instructions and data from the I/O port which operates to <u>configure</u> the integrated circuit. The integrated circuit is <u>configurable</u> for a plurality of <u>possible functions and includes a main system processing unit, a plurality of functional logic blocks</u>, <u>programmable</u> logic, and a plurality of <u>I/O pads</u>.</u>

Previous Doc Next Doc Go to Doc#

Generate Collection

L3: Entry 10 of 18

File: USPT

Print

Nov 6, 2001

US-PAT-NO: 6314551

DOCUMENT-IDENTIFIER: US 6314551 B1

TITLE: System processing unit extended with programmable logic for plurality of functions

DATE-ISSUED: November 6, 2001

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Borland; David J. Austin TX

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Morgan Stanley & Co. Incorporated New York NY 02

APPL-NO: 09/ 102465 [PALM] DATE FILED: June 22, 1998

INT-CL: [07] $\underline{\text{H03}}$ $\underline{\text{K}}$ $\underline{17/693}$, $\underline{\text{H03}}$ $\underline{\text{K}}$ $\underline{19/173}$, $\underline{\text{H03}}$ $\underline{\text{K}}$ $\underline{19/177}$, $\underline{\text{G06}}$ $\underline{\text{F}}$ $\underline{7/38}$

US-CL-ISSUED: 716/17; 716/16, 326/37, 326/38, 326/39 US-CL-CURRENT: 716/17; 326/37, 326/38, 326/39, 716/16

FIELD-OF-SEARCH: 716/16, 716/17, 710/129, 701/36, 711/112, 712/37, 712/39, 326/37-39

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL Clear

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
5260881	November 1993	Agrawal et al.	716/16
5321845	June 1994	Sawase et al.	712/37
5600845	February 1997	Gilson	712/39
5640106	June 1997	Erickson et al.	326/38
5644496	July 1997	Agrawal et al.	716/17
5682107	October 1997	Tavana et al.	326/41
5687325	November 1997	Chang	716/17
5692147	November 1997	Larsen et al.	711/202
5838954	November 1998	Trimberger	716/16
5848367	December 1998	Lotocky et al.	701/36
6047115	April 2000	Mohan et al.	716/16
	5260881 5321845 5600845 5640106 5644496 5682107 5687325 5692147 5838954 5848367	5260881 November 1993 5321845 June 1994 5600845 February 1997 5640106 June 1997 5642107 October 1997 5687325 November 1997 5692147 November 1997 5838954 November 1998 5848367 December 1998	PAT-NO ISSUE-DATE PATENTEE-NAME 5260881 November 1993 Agrawal et al. 5321845 June 1994 Sawase et al. 5600845 February 1997 Gilson 5640106 June 1997 Erickson et al. 5644496 July 1997 Agrawal et al. 5682107 October 1997 Tavana et al. 5687325 November 1997 Chang 5692147 November 1997 Larsen et al. 5838954 November 1998 Trimberger 5848367 December 1998 Lotocky et al.

6065087 May 2000 Keaveny et al. 710/129

6085285 July 2000 Lucas et al. 711/112

ART-UNIT: 278

Π.

PRIMARY-EXAMINER: Smith; Matthew

ASSISTANT-EXAMINER: Speight; Jibreel

ABSTRACT:

An integrated circuit including a main system processing unit which can be extended using a plurality of programmable logic unit for a plurality of possible functions, and a system for programming same. The integrated circuit also includes a plurality of functional logic blocks, a plurality of input/output (I/O) pads, and programmable logic coupled to each of the plurality of functional logic blocks. The main system processing unit is operable to perform a first function. Each of the plurality of functional logic blocks is operable to perform a respective function. The programmable logic is operable to route data to and from various ones of the plurality of functional logic blocks. The programmable logic is programmable to configure operation of two or more of the plurality of functional logic blocks and is also programmable to create data paths between two or of the plurality of functional logic blocks to configure the integrated circuit for one of the plurality of functions. The plurality of I/O pads is coupled to the main system processing unit and the plurality of functional logic blocks. The I/O pads are operable to transfer data signals between the integrated circuit and an external device. The programmable logic may perform a function different from each of the plurality of functional logic blocks. The system for programming the integrated circuit includes a computer system, the integrated circuit, and a cable for coupling the two.

16 Claims, 3 Drawing figures

Previous Doc Next Doc Go to Doc#

1 12 2

Generate Collection

Print

L3: Entry 8 of 18

File: USPT

Jun 8, 2004

DOCUMENT-IDENTIFIER: US 6748475 B1

TITLE: Programmable serial port architecture and system

Brief Summary Text (7):

In designs requiring greater flexibility than afforded by non-programmable devices, a software programmable serial port of a conventional microprocessor may be used. For example, the Motorola M68HCll family of microcontrollers includes a serial port known in the art as the Motorola Synchronous Serial Peripheral Interface (SPI). Such a configuration is generally shown in FIG. 1. The microcontroller 100 includes serial hardware 101 controlled by software 102, which may also communicate with a system bus 103. Serial communications occur over signal paths 104. However, such serial interfaces are disadvantageous because of several factors. Even in interfaces that are software controlled, like the SPI interface, the electrical parameters, numbers of signal paths, type of signal paths, etc. are predefined and inflexible. The processor 100 must execute a software program 102 to control the serial port, and all serial data to be sent over signal paths 104 passes through the processor 100, thus additionally loading the processor 100, above whatever load is imposed by the task for which the processor 100 is principally employed. Also, because the serial hardware 101 is a power-consuming part of the processor 100, additional power is consumed whenever the processor is executing a software program.

Record Display Form

First Hit Fwd Refs

Previous Doc Next Doc Go to Doc#

Generate Collection

Print

L3: Entry 8 of 18 File: USPT Jun 8, 2004

US-PAT-NO: 6748475

DOCUMENT-IDENTIFIER: US 6748475 B1

TITLE: Programmable serial port architecture and system

DATE-ISSUED: June 8, 2004

INVENTOR-INFORMATION:

NAME . CITY STATE ZIP CODE COUNTRY

S.o slashed.rensen; J.o slashed.rn Aars DK

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

Analog Devices, Inc. Norwood MA 02

APPL-NO: 09/ 706450 [PALM]
DATE FILED: November 3, 2000

PARENT-CASE:

CROSS REFERENCE TO RELATED APPLICATIONS This application claims domestic priority under 35 U.S.C. .sctn.119(e) to U.S. Provisional Patent Application Serial No. 60/163,816, filed Nov. 5, 1999, now abandoned, and incorporated herein in its entirety by reference.

INT-CL: [07] $\underline{G06}$ \underline{F} $\underline{13/00}$, $\underline{G06}$ \underline{F} $\underline{13/42}$

US-CL-ISSUED: 710/305; 710/105, 713/322, 370/463 US-CL-CURRENT: 710/305; 370/463, 710/105, 713/322

FIELD-OF-SEARCH: 710/63, 710/305, 710/100, 710/300, 710/315, 710/105, 709/250, 712/37, 370/463,

370/419, 713/600, 713/500, 713/322, 375/220

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search Selected Search ALL Clear

	PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
	5371736	December 1994	Evan	
	5442775	August 1995	Whitted, II et al.	
	<u>5557751</u>	September 1996	Banman et al.	
\Box	5615404	March 1997	Knoll et al.	
	5628030	May 1997	Tuckner	
	<u>5694555</u>	December 1997	Morriss et al.	
\square	5809091	September 1998	Barrow	

Record Display Form

Π.	6038400	March 2000	Bell et al.
	6128311	October 2000	Poulis et al.
—	6389498	May 2002	Edwards et al.

FOREIGN PATENT DOCUMENTS

FOREIGN-PAT-NO

PUBN-DATE

COUNTRY

US-CL

0 665 502

August 1995

EΡ

ART-UNIT: 2111


PRIMARY-EXAMINER: Ray; Gopal C.

ATTY-AGENT-FIRM: Wolf, Greenfield & Sacks, P.C.


ABSTRACT:

An interface device presents a generic serial input/output (I/O) port, whose function is programmable according to a stored sequence of instructions executed by a programmable state machine. The instructions cause the programmable state machine to define operation of the serial I/O port according to a standard or other predetermined set of serial I/O communication parameters.

17 Claims, 5 Drawing figures



🗸 Start 🕖 😹 📓 🎽 🖺 EAST - [...




These and other objects of the invention are achieved in a system for accessing attribute memory located on an add-in PC card. The attribute memory interfaces directly with a microcontroller also located on the PC card. The PC card operates within a host computer which includes a bus having address, data and control lines, and a microprocessor that supports interrupts. A programmable logic device is connected between the host bus and the microcontroller. The programmable logic device decodes the host's bus signals and generates an interrupt when it detects that the host has requested access to the attribute memory located on the PC card. The microcontroller then runs an interrupt routine that accesses attribute memory and supplies the results to the host. The interrupt is preferably a non-maskable interrupt although maskable interrupt is an alternative. The PC card may conform to the PCMCIA standard in which case configuration information is contained in the attribute memory. The PC card is intended to perform at least one 1/0 or memory function and has a configured state in which the host has read the configuration.


A system for accessing similare memory on a nard using the incurrent capability of a referencembler on the PCACIA and testingst capability of a referencembler on the PCACIA and testingst despitation of a referencembler on the PCACIA and testingst despitation of the post of the post of the state of the post of the research of the post of (73) . Actiques: Intel Corporation, Sente Class, Calif. (21) Appl No. 329,230 [22] Filed Oct. 34, 1984 sanch 395/733, 733, 395/772, 280, 373, 311, 842, 631, 632, 303, 427, 828 2561 Pleas of Search References Cites U.S. PATENT DOCUMENTS U.S. PATENT DOCIMENTS


5,771,138 111,973 thoughas et a. 995775
4,895,665 10,031 Ouyer at d. 20944
4,941,971 79390 Eep \$50735
5,142,633 5,0019 Sughas et a. 305920
5,142,633 5,0019 Sughas et a. 305920
5,152,971 10,958 thete at a. 305920
5,152,971 10,959 Very 3,001920
5,445,199 61530 Paulotti 3,002544
5,475,146 11,4550 Mores 1. 305920
5,171,151 7,756 Hamber at d. 305920
5,171,151 7,756 Hamber at d. 305920
5,571,151 7,756 Hamber at d. 305920

8 Chains, 8 Drawing Cheets



SPAT-NO #252413 COUMENT-IDENTIFIER: US 6252419 B1 TTLS: UVDS interface incorporating phase-locked loop circuitry for use in programmable logic device SMIC	ST Browser - L4: (io) is some ((i.e. US 6957/31/2 B) Topies December 2 in the constant of th	_ 8
ITLE: LVDS interface incorporating phase-locked loop circuitry for use in programmable logic device LUDS interface incorporating phase-locked loop circuitry for use in programmable logic device Detailed Description Text - DETX (34): FIG. 5 illustrates a programmable logic device 10 incorporating programmable Co circuits 20 or 40 configured according to this invention in a data rocessing system 500. Data processing system 500 may include one or more of the following components: a processor 501; memory 502; I/O circuitry 503; and exigheral devices 504. These components are coupled together by a system bis 05 and are populated on a circuit board 506 which is contained in an end-user	S-PAT-NO:	6252413	
for use in programmable logic device Detailed Description Text - DETX (34): FIG. 5 Illustrates a programmable logic davice 10 incorporating programmable Ocircuits 20 or 40 configured according to this invention in a data rocessing system 500. Data processing system 500 may include one or more of the following components: a programmable system 502; I(O circuitry 503; and eripheral devices 504. These components are coupled together by a system bus O5 and are populated on a circuit board 506 which is contained in an end-user	OCUMENT-IDENTIFIER	US 6252419 B1	
Detailed Description Text - DETX (34): FIG. 5 illustrates a programmable logic davice 10 incorporating programmable /O circuits 20 or 40 configured according to this invention in a data rocessing system 500. Data processing system 500 may include one or more of the following components: a processor 501; memory 502; I/O circuitry 503; and eripheral devices 504. These components are coupled together by a system bus 05 and are populated on a circuit board 506 which is contained in an end-user	ITLE:		
Detailed Description Text - DETX (34): FIG. 5 illustrates a programmable logic davice 10 incorporating programmable /O circuits 20 or 40 configured according to this invention in a data rocessing system 500. Data processing system 500 may include one or more of the following components: a processor 501; memory 502; I/O circuitry 503; and eripheral devices 504. These components are coupled together by a system bus 05 and are populated on a circuit board 506 which is contained in an end-user			
	Detailed Description FIG. 5 illustrate /O circuits 20 or 4 rocessing system 50 he following compor origheral devices 5 of and are populate	s a programmable logic device 10 incorporating programmable 0 <u>configured</u> according to this invention in a data 0 <u>configured</u> according to this invention in a data 0 Data processing system 500 may include one or more of ents: a processor 501; memory 502; I/O circuitry 503; and 04. These components are coupled together by a system bus	
	узсеш ост.		





US-PAT-NO: 547366€

DOCUMENT-IDENTIFIER: US 5473666 A

See image for Certificate of Correction


TITLE

Method and apparatus for digitally controlling gain in a

talking path

----- KMIC ----

Detailed Description Text - DETK (28):
FIG. 4 illustrates the details of the CPU module 56. As noted on the left of FIG. 4, the bus 100a, 100b is shown connected from a processor 122 and extended to the programmable logic devices comprising the multi-path multiplexers 93 and 161 of the 1/0 module 50. In the preferred form of the invention, the grocessor 122 comprises a Motorola 68302 microprocessor operating at 16.67 MHz. The processor 122 accommodates three synchronous/asynchronous programmable serial posts. One serial post 124 ctransmit or receive serial data between the test system 10 and the 201 XL transmit or receive serial data between the test system 10 and the 201 KL transmator 40 via the communication module 35 (FIG. 1). For 124 accommodates synchronous serial data. The second serial pair 126 accommodates synchronous data from either remote BV modules or remote SS metallic test access unit (MTAU) modules. The third serial pair 128 is an asynchronous part for communicating with the local craft interface 94 (FIG. 3). The serial pairs 124-126 are multi-functional pairs operating at the TTL level and are configurable to operate in transmit or receive modes based on the logic state of the RTU-DIS processor input 130. As noted above, the processor 122 is supported by numerous types of memory as shown in FIG. 4, and identified above. A number of address and data buffers 132 buffer signals on the unidirectional outdoing address bys 134, as well as the hidirectional data bys 136. System outgoing address bus 134, as well as the hidirectional data bus 136. System reset, enable and read/write signal lines 138 are carried throughout the internal system <u>bus</u> with the address and data signals. An additional <u>bus</u> 140 is connected to the digital signal processor module 58 for interrupt and acknowledge functions. A failure of the CPU module 56 is communicated to the 1/6 module 10 by way of the signal line 142.



ŲS-PAT-NO:	.6862724	
DOCUMENT-IDENTIFIE	R: U5-6862724-B1	
TITUE:	Reconfigurable programmable logic system with peripheral identification data	
KWIC		
systems that can income, UARTS, in systems, the prograuser-designed logical peripheral devices etc. If the progra	t - BSTX (5): programmatic logic devices have been provided as part of nclude, separately or on the same chip, processors, memory, ers, various types of controllers, etc. In such programmable annuable logic device can be used to provide specialized or functions, or it can be conficured as one or more , such as modems, network interfaces, porus of various types, mushle logic device is large enough, it can be configured to if functions including both peripheral devices and user logic.	
		i elejejejejejejejejejejejejeji, jej lijejejejejejejejejejejejejejejejejeje

